Abstract-We propose a low complexity architecture for cyberphysical system (CPS) model identification based on multiplemodel adaptive estimation (MMAE) algorithms. The complexity reduction is achieved by reducing the number of multiplications in the filter banks of the MMAE algorithm present in the cyber component of the CPS. The architecture has been implemented using FPGA for 16, 32, 64 filter banks as part of position and velocity estimations of autonomous auto-mobile application. It has been found up to 78% reduction in multiplications is possible, which translates to the reduction of 39% lookup tables, 13% FFs, 27% DSPs, and 43% power reduction when compared with the conventional architecture (without multiplications reduction) at 100MHz operating frequency. Furthermore, the proposed architecture is able to identify accurate model of automobile application just within 510 ns, in the presence of external disturbances and abrupt changes.
I. INTRODUCTION

M
ODEL identification has numerous cyber-physical system (CPS) based applications [1] , [2] including autonomous auto-mobiles, adaptive estimation [3] , [4] , intelligent adaptive plant control [1] , fault detectionisolation [5] , [6] . CPS systems are often characterised by high degrees of uncertainty, and hence practical adaptive control is likely to be important for good closed loop response. This brief considers a hardware architecture for the parallel implementation of multiple model adaptive estimation (MMAE) schemes for model identification. MMAE forms a component of Multiple Model Adaptive Control (MMAC) schemes, see [7] for a complete modular analysis. Within MMAC, MMAE algorithms to identity the physical plant so that the control architecture can dynamically switch in appropriate controllers in real time. MMAE based algorithms significantly improve performance compared to contemporary designs [8] , [9] , particularly in the presence of uncertainties including external disturbances and abrupt changes. However, significant computational demands and massive number of filter A. Acharyya is with the Department of EE, Indian Institute of Technology Hyderabad, Hyderabad 500050, India (e-mail: amit_acharyya@iith.ac.in).
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Digital Object Identifier 10.1109/TCSII.2018.2881481 banks required by the MMAE algorithm [7] preclude its use in resource constrained applications using embedded computing platforms with low cost or low power requirements. To the best of our knowledge, there is no reported hardware architecture for MMAE algorithms. Therefore, in this brief, we propose for the first time a low complexity hardware architecture for the computationally intensive MMAE algorithm for the CPS model identification. The rest of this brief is organized as follows. Section-II provides the details of the proposed architecture and Section-III discusses the experimental results and finally Section-IV concludes the discussion.
II. PROPOSED ARCHITECTURE
In general CPS is an integration of computation with physical processes [1] , [2] and it is represented by two components: Physical and Cyber. The proposed architecture shown in Fig. 1 , physical component comprises the physical plant (P p * ) and Cyber-component comprises the hardware architecture of the MMAE based model identification algorithm. The Cybercomponent measures the signals (u 2 , y 2 ) T from the physical component and processes these signals for identifying the model of the physical plant.
A. Physical Component
Physical plants (P p * ) are represented as discrete-time linear time-invariant (LTI) system in the form where (A, B, H) ∈ R nxn x R nx1 x R 1xn are state-space matrices, state X is ∈ R nx1 , and (u 2 , y 2 ) T are the measured signals, (u 0 , y 0 ) T are the external disturbances and (u 1 , y 1 ) T are the original signals at the input and output side of a physical plant (P p ) respectively.
B. Cyber-Component
The cyber-component represents the hardware architecture of MMAE algorithm where major functional building blocks are the bank of Kalman filters, residuals and model selection. In the MMAE Algorithm-1, a model plant-set defined such that the true plant P p * lies with a set of N 'candidate' plants
Model identification is performed on the true plant P p * for robust estimation. In this regard, each model-plant runs one computationally intensive Deterministic Kalman Filter (DKF) in the presence of external disturbances. Thus the complete model identification comprises of N DKF modules where each DKF processes (u 2 , y 2 ) T at every time instance to provide an estimated outcome. Then the difference between the estimated and the measured output is computed (known as Innovation) at every time instance for each model-plant. Next step is the computation of the weighted sum of m-number of such innovations per model plant known as Residuals. The minimum Residual among such N model-plants represents the best match of the physical plant P p (known as Model Selection). The fore-mentioned algorithm is shown in the form of pseudo-code in Algorithm-1. The total number of multiplications involved in MMAE algorithm are equal to the (1 + 4n + 3n 2 + 2n 3 )N where N, n represents the total number of models and states respectively. The detailed comparison of number of multiplications involved in MMAE algorithm and proposed hardware architecture are given in Table I . Most of the multiplications conferred in DKF. This is evident that, N-DKF modules contains significant number of multiplications and this brief proposes an architecture to eliminate most of these, there by making it low-complexity.
The hardware mapping of MMAE algorithm is shown in Fig. 2 . It comprise two modules one containing DKF (line no: 1-22 in Algorithm-1) with Innovation computation (line no: 5 in Algorithm-1) and the other one involving Residual computation (line no: 23, 24 in Algorithm-1) along with model selection (line no: 25-29 in Algorithm-1, where T k truncation up to time step k). These modules are pipelined to achieve higher throughput. The controller block is designed to monitor the data flow between the intra sub-modules of module-1 and module-2.
1) Deterministic Kalman Filter (DKF): The inputs of DKF module are A(i), B(i), H(i) with initial conditions X Initial (state variables),
(P) Initial (covariance) and y 2 . The DKF 
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28: end for 29: OUTPUT: Identified Model module computes innovation, Kalman gain, update and estimation of state variable (X), covariance (P). As shown in Algorithm-1 from line 1-22, all these computations involves in matrix multiplications, inversion, additions and subtractions. Since A(i), B(i), H(i), are constant matrices, the computation of innovation, X Estimate , (P) Estimate are performed by using addition and shifting operations. Thereby the use of multipliers eliminated completely from the computation of these steps. The Kalman gain, X update , (P) update computations majorly depend on the innovation, X Estimate , (P) Estimate matrices, these matrices changes at every iteration. Therefore these computations should be performed by using the multipliers. The term BB T conferred in the (P) Estimate is pre-computed and reused in every iteration of DKF, by that we are able reduce significant number of multipliers. The detailed reduction in number of multiplications at each step of MMAE are given Table I . The original MMAE algorithm requires (1 + 4n + 3n 2 + 2n 3 )N number of multiplications. However in the proposed architecture, by using shifting, addition and pre-computation, the total number of multiplications reduced to (2n + n 2 )N and detailed comparison shown in Fig. 3(a) . For N = 64 with n = 2 the total number of required multiplication observed in MMAE algorithm are 2368 and the proposed hardware architecture reduced them to 512 and approximately 78% reduction is observed. Due to the data dependency between the sub-modules of DKF, the total operation of DKF is performed in 7 clock cycles, enabling us to reuse the multipliers and thereby total number of multipliers are further reduced from (2n + n 2 )N to n 2 N. In this hardware architecture for 64 number of models with n = 2, we have used only 256 multipliers. This yields 50% reduction in terms of multipliers, on the hardware architecture. As shown in Fig. 2(a) , DKF module comprises of seven sub-modules. In the first sub-module Innovation and its absolute values are computed. This consists of subtraction and multiplication of two matrices (H and X estimate ) (line no: 5 in Algorithm 1). However, since H is constant and can be pre-computed, hence the multipliers are eliminated and entire matrix multiplication boiled down to simple additions and shifting. For example, considering h 1 x 1 where h 1 = 13, multiplication can be removed by expressing the equation as
where ls(a, b) signifies a left-shifted by b bits. In this example, the multiplier is replaced by just three adders and two shifters. These shifters can be implemented by simple hardware wiring.
In the second sub-module S and S −1 (line no: 8, 9 in algorithm-1) are computed. This consists of multiplication of three matrices (H. (P)(i).H T ) . This is also performed by reusing the same structure discussed in first sub module and explained further using equation-1. In general S −1 computation requires a division that increases the hardware complexity. For instance, in a Xilinx FPGA, fixed-point addition takes one cycle, whereas a single precision floating-point adder would require 14 cycles while using one order of magnitude more resources for the same number of bits. Therefore, here we have used a LUT based method. However, to retain the precision of this LUT based division, we up-scaled the numerator first and then use the denominator as the address to fetch the appropriate data from the LUT. Scaling factor was decided based on the empirical simulations running for various scaling factors and the error rates are shown in Fig. 3(b) . For the scaling factor 2 11 , 2 12 , 2 13 , and 2 14 the error rates 7.78, 6.12, 6.36, 5.59, and 5.58 respectively observed. As the scaling factor increases, the size of LUT also increases, in this brief optimally we have chosen 2 13 as scaling factor.
In the third sub-module, by using n reusable multipliers, Kalman gain (line no: 13 in Algorithm-1) is computed and corresponding results were stored in registers. The architecture for reusable multiplier is shown Fig. 3(b). Where a, b, c, d , e are the inputs of multiplexer (MUX) and c 1 , c 2 , c 3 , c 4 are the control bits to the MUX. To compute Kalman gain, the inputs to reusable multiplier are S −1 and (P)H T , the outcome of multiplier is stored in a register and in the next cycle it is used ot compute the X update . Fourth sub-module involves the computation of X update (line no: 15 in Algorithm-1). This requires n multipliers and shifters for the computation of K * Innovation/Scale. However the multipliers used in third sub-nodule are reused here and right shifters are implemented by wiring. Outcome of these n multipliers is added to the X estimate to obtain X update . It is to be noted the division with scale can performed by the right shifting of numerator. Fifth sub-module involves computation of (P) update (line no: 17 in Algorithm-1). The term K * H * (P)/scale requires n 2 multipliers that is computed by re using the n multipliers from third sub-module and n other multipliers. Then computed results are subtracted from (P) to obtain final (P) update value. Overall DKF module uses only n 2 multipliers and the data path of these multipliers supervised by the controller. The detailed operation of reusable multiplier is given in Table II .
The sixth and seventh sub-modules involves computation of X Estimate and (P) Estimate respectively. Since state space matrix A is constant, the term (P) update (i).A T (i) (line no: 21 in algorithm-1) is computed using the shifting operations like as explained in first sub-module's discussion and equation (1). Since state space matrix B is constant, the term BB T (line 
2) Residuals and Model Selection:
The architecture shown in Fig. 2(b) was used for computing the residuals and model selection (line no: 23-29 in algorithm-1). This module takes input (Innovation) from DKF module and computes the final model which is close to the physical plant. The operation of residual sub-module is explained as follows:
Initially innovations from N-DKF modules are forwarded to the N-residual sub-modules (Fig. 2(b) ). Each residual sub-module stores these innovations in their respective shift registers. At each clock cycle these innovations are shifted their location by one place. Once the shift registers filled by m innovations it starts computation of residual. In this interval the model selection block sends the default identified model as 1 and after filling all the shift registers, each value in the shift register multiplied with weights (w 1 , w 2 , w 3 ) as shown in Fig. 2(b) and then added together for getting final residual. To reduce hardware complexity the weights w 1 , w 2 , w 3 are chosen as multiples of two such that the residuals can be computed just by left shifting the innovations. This module comprises of shift register, adders and shifting operations. Subsequently N-residuals are forwarded to argmin (Fig. 2(b) ) module for computing the minimum location among all. This argmin sub-module is a pipelined architecture with log 2 N max stages of comparators organized in tree structures.
III. RESULTS AND DISCUSSION
The proposed architecture has been coded in Verilog, synthesized using Xilinx s Vivado 2017.4 and prototyped on Virtex ultra scale plus FPGA (VCU118).
For the validation purpose of this prototype, we considered position and velocity estimation models for autonomous automobile application-one of the major applications in CPS [10] . The state space equations of estimated position and velocity defined as were generated where 1 ≤ i ≤ 64. Based on these models, 64 bank of DKFs are designed on the hardware. Physically measured data (y 2 in Algorithm − 1), emulated using MMAE Algorithm-1 comprising of 64 models as discussed in the last section, were generated in MATLAB and combined with random noise and abrupt changes. These emulated data were stored in the BRAM of FPGA and fed to the design at every clock cycle. The proposed architecture was designed using 32 bit word length and it was found to be able to identify the physical plant model by processing the system's input and output in the presence of external disturbances. Vivado integrated logic analyser (ILA) was used for verifying the obtained results from the proposed architecture.
A. Performance
For the Cyber-space performance metrics are accurate model identification in the presence of uncertainty and time taken to identify the model after physical plant changed its model. As discussed in Section-II, model identification considerably depend on Innovation values (line number-5 in Algorithm-1). Therefore Innovation (which is output of DKF module) results are shown in Fig. 4 . It is observed that the MATLAB and FPGA results match closely with each other. In order to assess the performance of proposed architecture in-terms of model identification we consider, 2 case studies here, when emulated physical plant changes at (a) 3000ns, (b) 6000ns and corresponding results were shown in Fig. 5(a) and (b) respectively. To illustrate, considering at 254 th time instant in Fig. 5(a) , physical plant changes its model from 59 to 9 (shown in dotted blue) which is accurately identified by the FPGA prototype (shown in brown). Similarly the physical plant, as shown in Fig. 5(b) , changes the model from 58 to 14 at 604 th time instant and it was also accurately identified by the prototype. The proposed architecture is able to identify the models in just 510 ns between 1 ≤ N ≤ 64 corresponding to the changing physical plant.
B. Hardware Resource Utilization 1) FPGA:
The breakdown of the FPGA resource utilization of the proposed architecture is presented in Table III . Among the all modules, 78% of LUT's, 94% of FF's and 100% of DSP's are utilized by DKF. This is evident to say that DKF is the computationally intensive. In order to assess the variation of resource consumption with respect to model size and resource utilization shown in Table IV . It can be observed To show the performance improvement of proposed low-complexity architecture, since there is no reported architecture present, the MMAE algorithm also implemented using conventional architecture (direct mapping of MMAE algorithm to the hardware) it is also 1 st of its kind, which results in 100813 LUT's, 69980 FF's and 1408 DSP's resource utilization for 64 number of models with 32-bit word length. It can be noticed that the proposed low-complexity architecture improved by 39%, 13% and 27% of LUT's, FF's, DSP's resource utilization respectively when compared with the conventional architecture, detailed utilization with respect to various bank of filter models is given in Table IV . The utilization percentage with respect to the total available resources on VCU118 also give in same table.
2) ASIC:
To give an insight into the low power consumption of the proposed architecture and to place the proposed complexity reduction methodology in the context of CPS, ASIC implementation has also been carried out using 65nm technology using Synopsis Design Compiler. Total synthesized cell area of the design is 3.04 mm 2 and power consumption is 737µW @ 1 MHz frequency 3) Power: The detailed breakdown of FPGA power consumption using the Xilinx power analyser between the conventional (Fig. 5(c) ) and proposed low-complexity (Fig. 5(d) ) architectures are shown in Fig. 5 . Proposed low-complexity architecture showed that 64%, 54%, 24%, 12% power consumption reduction in logic, signals, clocks, and DSP respectively. The over all power consumption of proposed architecture reduced by 43% when compared to the conventional architecture, for 64-bank of filters with 32-bit word length.
IV. CONCLUSION MMAE based model identification will play an important role in CPS. However, the intense computational demands imposed by MMAE algorithm precludes its use in resource constrained CPS applications. Therefore to make MMAE suitable for resource constrained CPS applications, a lowcomplexity architecture was introduced in this brief. It is to be noted that proposed architecture is generic and scalable to any number of models. The proposed architecture was implemented on Virtex ultra scale plus FPGA and achieves an improvement of 39% LUT's, 13% FF's, 27% DSP's and 43% power consumption respectively when compared the conventional architecture.
